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Abstract. This work arises on the environment of the ExaNeSt project
aiming at design and development of an exascale ready supercomputer
with low energy consumption profile but able to support the most de-
manding scientific and technical applications. The ExaNeSt compute unit
consists of densely-packed low-power 64-bit ARM processors, embedded
within Xilinx FPGA SoCs. SoC boards are heterogeneous architecture
where computing power is supplied both by CPUs and GPUs, and are
emerging as a possible low-power and low-cost alternative to clusters
based on traditional CPUs.
A state-of-the-art direct N -body code suitable for astrophysical simula-
tions has been re-engineered in order to exploit SoC heterogeneous plat-
forms based on ARM CPUs and embedded GPUs. Performance tests
show that embedded GPUs can be effectively used to accelerate real-
life scientific calculations, and that are promising also because of their
energy efficiency, which is a crucial design in future exascale platforms.
Keywords: ExaNeSt, HPC, N -body solver, ARM SoC, GPU comput-
ing, parallel algorithms, heterogeneous architecture
1 Introduction
Nowadays ARM delivers technology to drive power-efficient System-on-Chip
(hereafter SoC) solutions combining CPU and GPU into unified compute sub-
system offering double-precision floating point arithmetic, and options for high
performance I/O and memory interface. Those systems represent an excellent
solution to build less expensive and more power-efficient computational clusters
than standard High Performance Computing (HPC) facilities.
In the last years, some effort has been devoted to investigate the potential
of SoCs for computationally intensive real-life scientific applications, comparing
the performances with those obtained on a typical x86 HPC node (e.g [15]).
They conclude that considering SoCs for computationally intensive scientific ap-
plications seems very promising, and this technology might represent the next
revolution in high performance community. However, scientific applications are
usually ported on those platforms rather than to be re-engineered in order to
fully exploit the new hardware by solving the architecture-application perfor-
mance gap, i.e. the gap between the capabilities of the hardware (HW) and the
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performance released by the HPC software (SW). This is crucial when designing
the new generation of HPC supercomputer, the Exascale platform. The real-
ization of an Exascale supercomputer requires significant advances in a variety
of technologies, the aim of which is the energy efficiency. A number of projects
has been financed in Europe to develop an exascale-class prototype system (e.g.
ExaNeSt project1, Montblanc project2, and Mango project3).
The ExaNest H2020 project [11] aims at the design and development of
an exascale-class prototype system built upon power-efficient hardware able to
execute ambitious real-world applications coming from a wide range of scien-
tific and industrial domains, including also HPC for astrophysics [1]. Since the
power-efficiency is the main concern, the ExaNeSt basic compute unit consists of
low-energy-consumption ARM CPUs, embedded GPUs, FPGAs and low-latency
high throughput interconnects [12]. An approach based on HW/SW co-design
is crucial to design Exascale resources that can be effectively exploited by real
scientific applications.
The work presented in this paper aims to study whether a direct N -body
code, called Hy-Nbody, for real scientific production may benefit from embedded
GPUs given that powerful high-end GPGPUs have already demonstrated to pro-
vide tremendous performance benefit. This is the first work to implement such
algorithm on embedded GPU and to compare results with multi-core on SoC
implementation. Hy-Nbody code is a re-engineered version of HiGPUs [6, 7, 20],
a state-of-the-art direct N -body code, based on the Hermite 6th order time in-
tegrator, which has been widely used for scientific production in Astrophysics,
i.e. for simulations of star clusters with up to ∼ 8 million bodies [21, 22], and of
galaxy mergers [4]. Moreover, HiGPUs has been extensively tested on large super-
computer such as IBM iDataPlex DX360M3 Linux Infiniband Cluster provided
by the italian supercomputing consortium CINECA using up to 256 GPGPUs.
All kernels of the Hy-Nbody code have been implemented using OpenCL lan-
guage4 in order to write efficient code for hybrid architecture. Hy-Nbody has
been designed to fully exploit computational nodes in a cluster by means of an
hybrid parallelization schema, MPI+OpenMP for host code and OpenCL for
device code.
This paper is organized as follows. Section 2 describes direct N -body solvers
used in Astrophysics. Section 3 presents the Hy-Nbody code and its optimiza-
tions in order to exploit ARM CPU and Mali GPU. Section 4 describes the
computational test bed based on Rockchip Firefly RK3399 Soc boards based on
Linux Operating system. Section 5 is devoted to present and discuss the results.
Future development and scope of this work are presented in Section 6, and the
conclusions in Section 7.
1 http://www.exanest.eu
2 http://montblanc-project.eu
3 http://www.mango-project.eu
4 http://www.khronos.org/opencl/
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2 N-body solvers running on hybrid computing platforms
N -body solvers provide the backbone for different scientific and engineering ap-
plications, such as astrophysics, nuclear physics, molecular dynamics, fluid me-
chanics and biology. In astrophysics, the N -body problem is the problem of
predicting the individual motions of a group of celestial objects interacting with
each other only gravitationally. The classical (i.e. non relativistic) direct N -body
problem has analytic solution only with N = 2, so in general it must be sim-
ulated using numerical methods. The numerical solution of the direct N -body
problem is still considered a challenge despite the significant advances in both
hardware technologies and software development. The main drawback related
to the direct N -body problem relies on the fact that the algorithm requires
O(N2) computational cost. In practice many variations of the naive algorithm
are used, for instance, implementing high order Hermite integration schemes
[17] and block time-stepping. These variations can eliminate most of the stan-
dard parallelization method for N2 algorithm, requiring huge effort to maximize
performance.
There are some N -body codes designed to speed up the classical N -body
problem for real scientific production in astrophysics using GPGPUs, for exam-
ple, ϕGPU code [2], ϕGRAPE code [8], NBODY6 code [16], MYRIAD code [13], and
HiGPUs code [6, 7, 20]. In all of them, the GPGPU is fed by the host CPU with
the gravity equation of data in the form of coordinates, velocities and masses of
particles, and it handles calculating the forces for the data points.
None of the above has been optimized and ported on embedded GPUs, which
is the scope tackled by this paper.
3 Code implementation
The 6th order Hermite integrator for astrophysical N -body simulations consists
of three stages (physical/mathematical aspects are described in [17]): a predictor
step that predicts particle’s positions and velocities; an evaluation step to eval-
uate new accelerations, their first order (jerk), second order (snap), and third
order derivatives (crackle); a corrector step that corrects the predicted positions
and velocities using the results of the previous steps.
In the following we describe Hy-Nbody, which has been conceived to fully
exploit the compute capabilities of heterogeneous architecture:
1. DEVICE EXPLOITABLE: the entire 6th order Hermite schema is im-
plemented and optimized using OpenCL kernels, allowing to test the code
on any OpenCL-compliant device (CPUs/GPUs/FPGAs);
2. PARALLELIZATION SCHEMA: a one-to-one correspondence between
MPI processes and computational nodes is established and each MPI pro-
cess manages all the OpenCL-compliant devices of the same type available
per node (device type is selected by the user). Inside of each shared-memory
computational node parallelization is achieved by means of OpenMP en-
vironment. Hence, in Hy-Nbody, the host code is parallelized with hybrid
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Fig. 1. Left panel: relative error ∆E/E for DP-arithmetic (continuous red line), EX-
arithmetic (dot-dashed blue line) and SP-arithmetic (dotted green line) as a function of
the integration time (in code unit). Right panel: relative error ∆L/L for DP-arithmetic
(continuous red line), EX-arithmetic (dot-dashed blue line) and SP-arithmetic (dotted
green line) as a function of the integration time (in code unit).
MPI+OpenMP programming, while the device code is parallelized with
OpenCL. The user is allowed to choose at compile time if the application
uses MPI or OpenMP, or both, or neither;
3. DECOMPOSITION OVER HOST AND DEVICE: the Hermite in-
tegration is performed on the selected OpenCL-compliant device(s). The
algorithm uses a share-time step scheme that integrates all particles. Thus,
in a simulation with N -particles using n devices, during the evaluation stage
each device deals with N/n particles and evaluates N(N/n) accelerations
and their derivatives, subsequently collected and reduced from the all set of
computational nodes. In Hy-Nbody the evaluation of the time step, by means
of the so called generalized Aarseth criterion [17], the total energy and the
angular momentum of the system are performed on the device as well. The
latest quantities are periodically evaluated during the simulation in order to
check the accuracy of the integration schema.
Theimplementation requires that particle data is communicated between the
host and the device at each share-time step, which gives rise to synchroniza-
tion points between host and device(s). Accelerations, jerk, snap and time
step computed by the device(s) are retrieved by the host on every computa-
tional node, reduced and then sent back again to the device(s);
4. KERNEL OPTIMIZATIONS: OpenCL kernels have access to distinct
memory regions distinguished by access type and scope. Local memory pro-
vides read-and-write access to work-items within the same work-group (OpenCL
terminology) and it is specifically designed to reduce the latency of data
transactions. The evaluation kernel is the computationally most expensive
part of the Hermite algorithm. This makes the calculation of the accelera-
tions a good candidate for exploiting the local memory of the device. When
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the evaluation kernel is issued to the device(s), each work-item goes through
the following steps:
i) each work-item in the work-group caches one particle from global memory
into the local memory. The total number of cached particles is therefore
equal to the work-group size (selected by the user);
ii) partial acceleration, jerk and snap for each work-item are calculated and
stored in registers using particles cached in local memory;
iii) steps i) and ii) are repeated until all particles handled by the device
have been read (avoiding to sum up the self interaction);
iv) results are stored in global memory ready to be read by the host.
The previous schema implies N(N/n) calculations performed by the device,
requiring internal synchronization due to the fact that local memory is lim-
ited. However, the exploiting of local memory is generally accepted as the
best method to reduce global memory latency in discrete GPUs;
5. KERNEL VECTORIZATION: since the majority of OpenCL-compliant
devices supports vector instruction set, all kernels of the application have
been vectorized. Vectorizing code can effectively improve memory bandwidth
because of regular memory access, better coalescing of these memory accesses
and reducing the number of loads/stores (each load/store is larger);
6. PRECISION: high precision computations are necessary for many numer-
ical and scientific applications. Indeed, the Hermite 6th order integration
schema requires double precision (DP) arithmetic in the evaluation of inter-
particles distance and acceleration in order to minimize the round-off er-
ror. Full IEEE-compliant DP-arithmetic is efficient in available CPUs and
GPGPUs, but it is still extremely resource-eager and performance-poor in
other accelerators like embedded GPUs or FPGAs. As an alternative, the
extended-precision (EX) numeric type can represent a trade-off in porting
Hy-Nbody on devices not specifically designed for scientific calculations, such
as embedded GPUs or FPGAs. An EX-number provides approximately 48
bits of mantissa at single-precision exponent ranges. Hy-Nbody can be run
using DP, EX or single precision (SP) arithmetic (user-defined at compile
time). The EX-arithmetic is implemented as proposed by [23].
To test the effect of the arithmetic on the accumulation of the round-off error,
the energy E and the angular momentum L of the N -body system during the
simulation are compared with the values at the start of the simulation. Latest
quantities must remain constant within an isolated system. The relative
errors ∆E/E and ∆L/L are determined using the following equations:
∆E
E
=
|Estart − E(t)|
Estart
, and
∆L
L
=
|Lstart − L(t)|
Lstart
(1)
where Estart, Lstart and E(t), L(t) are the energy and the angular momen-
tum at the start and at a given time of the simulation, respectively. Figure
1 shows the relative errors of energy and angular momentum of the system
as a function of time (in code unit). The simulation was carried out with
4096 particles. As relevant result, adopting SP-arithmetic, round-off error
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accumulates during the simulation, while it is roughly constant using EX
or DP-arithmetic. The test presented suggests that EX-arithmetic can be
effectively adopted for N -body problem ensuring to keep control over the
accumulation of the round-off error during the simulation. This approach
requires only 32-bit compute capability to the computational device.
3.1 Tuning OpenCL kernels for the embedded ARM Mali GPU
OpenCL is a portable language but it not always performance portable, so ex-
isting OpenCL code is typically tuned for specific architecture. However, general
purpose programming for embedded GPUs is still relatively new, and the asso-
ciated runtime libraries are often immature.
ARM developer guide5 says that for best performance on Mali-T864 (Mali
Midgard family) the code should be vectorized to achieve the best performance.
Regardless of the native width of the GPU’s SIMD functional units, using wider
vectors in the kernel may provide the GPU architecture more opportunity for
exploiting data-level parallelism. Kernels in Hy-Nbody have already been vector-
ized, since also discrete GPUs show enhanced performances exploiting vectoriza-
tion. On the Mali GPU, moreover, the global and local OpenCL address spaces
are mapped to main host memory. This means that explicit data copies from
global to local memory with associated barrier synchronizations are not neces-
sary. Thus, using local memories as a cache can waste both performance and
power on the Mali GPU. A specific ARM-GPU-optimized version of all kernels
of Hy-Nbody has been implemented in which the local memory is not used.
4 Testbed description
Waiting for the ExaNest prototype release, the Hy-Nbody code has been validated
and tested on a deployed cluster based on heterogeneous ARM-hardware (CPUs
+ embedded GPUs). Each computational node is a Rockchip Firefly-RK3399
single board computer. It is a six core 64-bit High-Performance Platform, based
on SoC with the ARM big.LITTLE architecture. ARM big.LITTLE technology
features two sets of cores: a low performance energy-efficient cluster that is called
LITTLE and power hungry high performance cluster that is called big. Rockchip
Firefly-RK3399 SoC is presented in Figure 2. Each board contains (1) a cluster
of four Cortex-A53 cores with 32kB L1 cache and 512 L2 cache, and (2) a cluster
of two Cortex-A72 high-performance cores with 32kB L1 cache and 1M L2 cache.
Each cluster operates at independent frequencies, ranging from 200MHz up to
1.4GHz for the LITTLE and up to 1.8GHz for the big. The SoC contains 4GB
DDR3 - 1333MHz RAM. The L2 caches are connected to the main memory
via the 64-bit Cache Coherent Interconnect (CCI) 500 that provides full cache
coherency between big.LITTLE processor clusters and provides I/O coherency
5 infocenter.arm.com/help/topic/com.arm.doc.100614 0303 00 en/arm mali gpu
opencl developer guide 100614 0303 00 en.pdf
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for the Mali-T864 GPU. The peculiarity of this board is that Mali-T864 is a
OpenCL-compliant Quad-Core ARM Mali GPU.
The main characteristics of this cluster, named INCAS6, are listed in Table 1.
The cluster is managed by SLURM (Simple Linux Utility for Resource Man-
agement), a free and open-source job scheduler for Linux and Unix-like kernels,
used by many of the worlds supercomputers and computer clusters.
Fig. 2. Rockchip Firefly-RK3399 design.
Results presented in the following section have been carried out by means of
INCAS, which is fully described in [3].
5 Performance results
The 6th order Hermite integration schema implemented in Hy-Nbody relies on
three different stages, described in Section 3. The evaluation stage is the most
computationally demanding, considering that with N -bodies the algorithm re-
quires O(N2) computational cost. The performance of the evaluation kernel is
measured for both ARM CPU and GPU, testing how the running time (average
of 10 runs of the kernel) changes as a function of the number of OpenMP threads
in the CPU code, and of the work-group size in the GPU code. On the GPU side
the impact of specific ARM-GPU-optimizations, as discussed in Section 3.1, are
investigated. Performances have been measured for both DP and EX precision
arithmetic.
6 INtensive Clustered Arm-Soc
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Cluster name INCAS
Nodes available 8
SoC Rockchip RK3399 (28nm HKMG Process)
CPU Six-Core ARM 64-bit processor
(Dual-Core Cortex-A72 and Quad-Core Cortex-A53)
GPU ARM Mali-T864 MP4 Quad-Core GPU
Ram memory 4GB Dual-Channel DDR3
Network 1000Mbps Ethernet
Power DC12V - 2A (per node)
Operating System Ubuntu version 16.04
Compiler gcc version 7.3.0
MPI OpenMPI version 3.0.1
OpenCL OpenCL 2.2
Job scheduler SLURM version 17.11
Table 1. The main characteristics of our cluster used to test the Hy-Nbody code.
5.1 ARM CPUs performance results
ARM big.LITTLE processors have three main software execution models: clus-
ter migration (a single cluster is active at a time, and migration is triggered
on a given workload threshold), CPU migration (pairing every big core with a
LITTLE core), and heterogeneous multiprocessing mode (also known as Global
Task Scheduling, which allows using all of the cores simultaneously).
The CPUs speedup, i.e. the ratio of the serial execution time to the par-
allel execution time utilizing multiple cores by means of OpenMP threads, is
measured and studied. Kernel execution time on both ARM Cortex-A53x4 and
Cortex-A72x2 CPUs have been obtained setting explicit CPU affinity and using
the Linux system function getrusage, getting the total amount of time spent
executing in user mode.
Figure 3 shows the speedup for both ARM Cortex-A53x4 and Cortex-A72x2
CPUs varying the number of OpenMP threads as a function of the number of par-
ticles. On the ARM Cortex-A53x4, for both DP-arithmetic and EX-arithmetic,
some speedup is obtained only when the number of particles exceeds 4096 in num-
ber. As expected, the best performance is achieved with four OpenMP threads,
where most likely there is one thread per available core. On the ARM Cortex-
A72x2 one thread is always faster then multiple threads for DP-arithmetic and
only a minor speedup is achieved with two threads adopting EX-arithmetic.
Figure 4 shows the ratio of the best running time achieved by the CPUs as
a function of the number of particles for both arithmetic. ARM Cortex-A72x2
is faster than Cortex-A53x4 by approximately a factor of two.
5.2 ARM embedded GPU performance results
The impact of the work-group size on the ARM Mali-T864 GPU performance is
studied. Figure 5 shows the speedup achieved varying the OpenCL work-group
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Fig. 3. Host speedup for DP-arithmetic (left panels) and EX-arithmetic (right panels)
varying OpenMP threads as a function of the number of particles. Top panels for ARM
Cortex-A53x4 CPU and bottom panels for ARM Cortex-A72x2 CPU.
size for GPGPU kernel code (top panels) and embedded-GPU-optimized kernel
code (bottom panels) as a function of the number of particles. The speedup is
normalized by the time to solution obtained with work-group size of four. Kernel
execution times on the ARM-GPU have been obtained by means of OpenCL’s
built-in profiling functionality, which allows the host to collect runtime informa-
tion. It is worth noting that work-group sizes of 128 and 256 cause a failure to
execute the GPGPU kernel (top panels of Figure 5) because of insufficient local
memory on the GPU. Only ARM-GPU-optimized version of the kernel, which
avoids the usage of local memory, can be run with those work-group sizes (the
maximum possible work-group size on ARM Mali-T864 is 256). Despite ARM
recommends for best performance using a work-group size that is between 4 and
64 inclusive, the results show that speedup is not driven by any specific work-
group size, regardless the usage of local memory. These findings suggest to let
the driver to pick the work-group size it thinks as best (the driver usually selects
the work-group size as 64).
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Fig. 4. Speed comparison between ARM Cortex-A53x4 and Cortex-A72x2 CPUs for
both DP-arithmetic (red line) and EX-arithmetic (blue line).
The impact of embedded-GPU-optimizations are also quantified. Figure 6
shows the ratio of the best time to solution achieved by GPGPU kernel code
and ARM-GPU-optimized kernel code for both arithmetic. In the case of EX-
arithmetic the speedup is approximately 10%, while adopting DP-arithmetic
the speedup is nearing 5% increasing the number of particles. These findings
reveal that adopting the same optimization strategies as those used for high-
performance GPGPU computing might lead to worse performance on embedded
GPUs. This is in agreement with what was found by [14], when they tested some
non-graphic benchmarks on embedded GPUs.
5.3 ARM CPU-GPU comparison
It is widely accepted that high-end GPGPUs can greatly speedup the solution of
the direct N -body problem (see section 2). However in this work we want also to
evaluate the performance on low-power embedded GPUs for our kernel. Figure 7
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Fig. 5. GPU speedup for DP-arithmetic (left panels) and EX-arithmetic (right-panels)
varying the OpenCL work-group size as a function of the number of particles. Speedup
is normalized by the time to solution with work-group of size 4. Top panels for GPGPU
kernel code and bottom panels for ARM-GPU-optimized kernel code.
shows the best running time on ARM Cortex-A72x2 as the ratio over the best
execution time taken by the ARM-GPU-optimized implementation. The ARM-
GPU-optimized implementation is as fast as the dual-core implementation on
the ARM Cortex-A72x2 using DP-arithmetic, as long as the ARM-GPU is kept
fed with enough particles, while is almost three times faster using EX-precision.
6 Future development ad scope
HPC is currently facing, among others, the major technology challenge of the
sustainable power consumption. Efficient hardware acceleration is the key to
overcome this issue. However, for programmers it is not straightforward to take
the mapping decision of a given application to a multi-core CPU or accelerator
while optimizing performance. For this reason, the next step of this research
activity is also to quantitatively measure the power-efficiency of Hy-Nbody’s
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Fig. 6. Impact of ARM-GPU-optimizations on time to solution for Mali-T864 GPU
as a function of the number of particles. Red line for DP-arithmetic and blue-line for
EX-arithmetic.
algorithms on ARM-SoC, possibly shedding some light on their suitability for
exascale applications.
On the ExaNeSt prototype the HW acceleration is mainly issued by ”uncon-
ventional”7 FPGA devices, which in comparison to both CPUs and GPUs are
more power-efficient (i.e. higher throughput per watt) for different class of appli-
cations as shown in the available literature (e.g. [5, 19]). Unlike both CPUs and
GPUs, FPGAs do not have any fixed architecture. On the contrary, they pro-
vide fine-grain grid of functional units, such as DSP and memory blocks, which
7 Despite FPGAs have been invented in the 1980s, they only start recently to be used
in HPC.
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Fig. 7. Comparison of the time to solution between ARM Cortex-A72x2 CPU and
Mali-T864 GPU for both DP-arithmetic (red line) and EX-arithmetic (blue line) as a
function of the number of particles.
can be interconnected to make any desired circuit. High-level synthesis allows
the conversion of an algorithm description in high level languages, e.g. C/C++
or OpenCL, into a digital circuit. However, algorithms have to be modeled for
FPGA implementation because the hardware features must be taken into ac-
count when attempting to optimize performance. In the case of a CPU or GPU,
the programmer tries to achieve the best mapping of a kernel onto a fixed hard-
ware architecture, while for FPGA the aim is to make optimized architecture
for that kernel, balancing throughput and resource usage.
The future scope of this research activity is to port Hy-Nbody on FPGA
exploiting the ExaNeSt prototype, which is based on Xilinx Zynq Ultrascale+
on SoC FPGA. A state-of-the-art direct N -body code, like Hy-Nbody, suitable for
real-life astrophysical applications has never been ported on FPGA. The findings
from this work on ARM SoC are fundamental in order to enhance our capabilities
14 David Goz et al.
to obtain high performance energy-acceleration of kernels for scientific computing
on FPGAs.
7 Conclusions
This research activity has shown that SoC boards can be successfully used to
execute a state-of-the-art direct N -body code. The findings reveal that adopting
the same optimization strategies as those employed for high-end GPGPUs might
not be the best approach on embedded low-power GPUs, because of restricted
hardware features. Secondly, embedded GPUs appear to be attractive from a
performance perspective as soon as their double-precision compute capability
increases. However, the emulated-double-precision approach can be a solution to
supply enough power to execute scientific computation and benefit at maximum
of SoC devices.
SoC technology will play a fundamental role on future Exascale heteroge-
neous platforms that will involve millions of specialized parallel compute units.
Software developer for scientific applications will be forced to design power-
efficient algorithms for heterogeneous systems with different devices, and likely
with complex memory hierarchies.
Finally, commercial SoC devices such as the Firefly, are an excellent solution
to build low cost testbeds to port codes and approach new heterogeneous ARM-
based platforms, however they still lack of low latency network that is important
when applications are communication bounded more than computing bounded.
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